

# Performance Optimization of 14nm SOI-FinFETs Through Different Fin Materials

1<sup>st</sup> Ritick Sharma

Department of Electronics and Communication Engineering  
NIT Hamirpur  
Hamirpur(H.P),India  
riticksharma96@gmail.com

2<sup>nd</sup> Vinod Kumar

Department of Electronics and Communication Engineering  
NIT Hamirpur  
Hamirpur(H.P),India  
vinodsharma@nith.ac.in

**Abstract**—Silicon-on-insulator (SOI) FinFETs present notable benefits in terms of low power consumption and high performance when compared to traditional bulk FinFETs. This article investigates the optimization and performance evaluation of 14nm SOI FinFETs fabricated in Silvaco TCAD using a variety of channel materials (GaN, SiGe, GaAs, Si, and Ge). The study examines the effects of selecting the channel material and the dimensions of the device (including the thickness and height of the fins) on critical device parameters, including ion current, ioff current, ion/ioff ratio, threshold voltage, and subthreshold oscillation. The findings suggest that GaN FinFETs demonstrate enhanced ion current and an Ion/Ioff ratio in comparison to SiGe FinFETs, with comparable sub-threshold slopes of approximately 61.6 mV/decade. In addition, the research indicates that ion current is enhanced for both materials when the thickness of the fins is decreased. When utilized as a fin material, GaAs offers enhanced temperature controllability.

**Index Terms**—SOI FinFET, Fin-Materials, Silvaco TCAD, Ion/Ioff ratio, sub-threshold slope, Temperature Controllability

## I. INTRODUCTION

The exponential increase in computing capacity and device integration density has been significantly propelled by the miniaturization of transistors, as predicted by Moore's Law [1] [2]. Nevertheless, the ability of traditional bulk CMOS technology to expand further is impeded by constraints such as heightened leakage currents and short-channel effects. Silicon-on-insulator (SOI) FinFETs have surfaced as a potentially viable substitute technology in order to surmount these constraints and present notable benefits for applications requiring low power and high performance [3].

This study investigates the optimization and performance evaluation of 14nm SOI FinFETs, expanding upon the well-documented advantages of this technology. According to the article referenced in the citation, SOI FinFETs provide enhanced electrostatic regulation, diminished parasitic capacitances, and superior scalability in contrast to bulk FinFETs. The aforementioned benefits can be ascribed to the distinctive three-dimensional configuration in which the channel is established on a slender silicon fin encircled by a buried oxide (BOX) insulating layer.

An investigation was conducted to further examine the performance optimization of SOI FinFETs through an analysis of the effects of different channel materials. These materials

comprised gallium nitride (GaN), silicon germanium (SiGe), gallium arsenide (GaAs), silicon (Si), and germanium (Ge). Further investigation is conducted in this study to examine the impact of device dimensions (specifically, fin thickness and height) and channel material selection on critical device attributes. The aforementioned attributes comprise the on-current ( $I_{on}$ ), off-current ( $I_{off}$ ), threshold voltage ( $V_t$ ), subthreshold swing (SS), and the ratio of  $I_{on}$  to  $I_{off}$  ( $I_{on}/I_{off}$ ). Through the examination of these parameters, our objective is to ascertain the most effective configuration for low-power, high-performance SOI FinFET devices.

The effective channel breadth of an SOI FinFET is determined in part by the fin width ( $W_{fin}$ ) and fin height ( $H_{fin}$ ), both of which are critical design parameters. The equation delineated in reference [4] specifies the effective device width ( $W$ ) in an SOI FinFET as follows:

$$W = 2 * H_{fin} + W_{fin}$$

In this context, the physical width of the fin is denoted by  $W_{fin}$ , while the additional channel area exposed on the two sidewalls of the fin is accounted for by  $2 * H_{fin}$ . The desired device characteristics can be achieved by customizing the overall channel conductivity through the adjustment of the fin width and height.

The subsequent sections of this paper are organized as follows. In Section II, the device structure and parameters utilized in the design of the SOI FinFETs are described, emphasizing their prospective benefits and expanding upon the work referenced in [5]. The results and discussion, as well as the methodology utilized for device simulation and performance analysis, are detailed in Section III. This study aims to examine the influence of channel material and device dimensions on critical device attributes. In Section IV, the study's conclusions are outlined, and potential avenues for future research are examined.

## II. DEVICE STRUCTURE

By employing  $SiO_2$  as the buried oxide material and GaN for the fin, an SOI FinFET is simulated in Figure 1. A selection of the dimensions utilized in the SOI FinFET simulation are presented in Table 1 [6]. P-type impurities populate the

channel of the simulated device, while n-type impurities populate the source and discharge. GaN is employed in lieu of silicon due to its enhanced electron mobility and ability to conduct current. While it is recommended to perform moderate doping in the FinFET channel to enhance leakage current control, it is preferable to have the channel undoped or utilize FinFET technology [5]. As a result, the channel is doped to a magnitude of  $1e16cm^3$ . Conversely, significant contamination is present in both the source and outflow.




Fig. 1. 14 nm SOI-FinFET

TABLE 1 : DEVICE DESIGNING PARAMETERS

Fin height ( $H_{fin}$ )	8nm
Fin thickness ( $T_{fin}$ )	7nm
Fin width ( $W_{fin}$ )	3nm
Substrate thickness	4nm
Buried oxide thickness	1nm
Gate oxide thickness	0.25nm
Gate length	14nm
S/D doping concentration	$1e20cm^{-3}$
S/D doping concentration	$1e16cm^{-3}$

### III. RESULTS AND DISCUSSIONS

Simulations were utilized. In this study, we utilized SILVACO ATLAS TCAD [7], a 2D or 3D device simulator, to examine the electrical properties of SOI FinFETs featuring different channel materials. Our attention was specifically directed towards the leakage current behavior and transfer characteristics ( $I_d$  vs  $V_{gs}$ ), as illustrated in Figure 3. In contrast, the focus of our inquiry was on the effects of channel materials (specifically GaN, GaAS, SiGe, Si, and Ge) rather than gate oxide materials [8].

#### A. Relationship Between Channel Material and Transfer Characteristics in FinFETs

Expanding upon the well-documented advantages of high-K gate oxide materials in terms of enhanced channel control, the present investigation explored the impact of channel material choice on transfer characteristics. The findings of our research, which are depicted in figures not yet included in Fig. 2, indicate that FinFETs incorporating GaN channels outperform

their SiGe, Si, and Ge counterparts. Particularly, GaN FinFETs demonstrate:

An increase in ion current ( $I_{on}$ ) results in an enhanced capacity to conduct current in response to the application of the gate voltage ( $V_{gs}$ ). Reduced leakage current ( $I_{off}$ ) signifies negligible current discharge during the off state, thereby enhancing the efficacy of the device. The previous findings can be assigned to the intrinsic material characteristics of GaN, including its greater electron mobility and broader bandgap in comparison to the alternative channel materials investigated [8]. A greater  $I_{on}$  concentration and reduced leakage result from the enhanced gate control over the channel made possible by the broader bandgap. Elevated electron mobility facilitates the acceleration of charge carrier motion, thereby augmenting the overall performance of the device.




Fig. 2. SOI-FinFET's Transfer characteristics with GaN as a Fin material




Fig. 3. SOI-FinFET's Transfer characteristics using different fin materials

**B. Temperature-Dependent Characterization**

Silicon-on-Insulator (SOI) FinFETs’ electrical characteristics are notably altered by an increase in temperature [9]. This segment delves into the aforementioned effects, with a specific emphasis on the impact of different channel materials, namely GaN, GaAs, SiGe, Si, and Ge. An increase in temperature causes the subsequent modifications in SOI FinFETs: Reduced Ion On-Current (Ion): Elevated temperatures not only promote the mobility of carriers but also amplify carrier scattering, resulting in an overall reduction in the conductivity of the ion.




Fig. 4. On current at 300k and 400k using different fin materials

Elevated Off-Current (Ioff): The increase in temperature induces a greater quantity of excited carriers, which subsequently leads to a heightened leakage current (Ioff) in the off state. Reduced Threshold Voltage (Vt): The threshold voltage (Vt) necessary to activate the device decreases as a result of thermal effects that erode the gate’s control over the channel. Elevated subthreshold slope (SS): As temperatures rise, the abruptness of the transition from the on to off states diminishes, manifesting as an increased subthreshold slope (SS). Impact of Channel Content:

The primary objective of this study was to determine the effect of 300K and 400K temperature on SOI FinFETs comprised of various channel materials (GaN, SiGe, Si, and Ge). The results depicted in Figure 4 indicate that the channel material has a distinct effect on temperature sensitivity:

GaN exhibits the maximum ion values (12.7 mA/um) and ioff value (27.8 nA/um) at both temperatures in comparison to the other materials. This suggests that GaN FinFETs exhibit enhanced current conductivity, particularly when operating at elevated temperatures of 400K. GaN exhibits a significantly broader bandgap in comparison to the aforementioned materials [8], [9]. At elevated temperatures, a greater bandgap corresponds to a reduced quantity of free carriers that are excited by thermal energy. By decreasing the dispersal of conduction electrons, the overall on-current is increased.

Compared to SiGe, GaAs provides superior temperature regulation; however, it has a lower drive current (Ion). This phenomenon could potentially be attributed to the higher ther-




Fig. 5. Off current at 300k and 400k using different fin materials

mal conductivity of GaAs in comparison to SiGe. Although GaAs may undergo a marginal reduction in Ion as a result of enhanced scattering, its increase in leakage current (Ioff) at elevated temperatures is expected to be more restrained in comparison to SiGe.

**C. Analysis of Threshold Voltage and Subthreshold Regime in FinFETs**

The influence of channel material selection on the subthreshold slope (SS) and threshold voltage (Vt) of SOI FinFETs is the subject of ongoing research. A range of channel materials, including GaN, GaAs, SiGe, Si, and Ge, were utilized in order to compare their Vt and SS properties. The findings indicate potential variations in Vt among various materials.




Fig. 6. Threshold voltage and subthreshold characteristics

Furthermore, the data points may suggest that certain channel materials, potentially GaN, attain subthreshold slope values (61.4 mV/decade) that are more in line with the optimal value of 60 mV/decade than others [10]. This study contributes to the body of research that investigates the impact of gate oxide materials on Vt and SS, thereby offering significant knowledge regarding the selection of channel materials to enhance the performance of SOI FinFETs [2].

## CONCLUSION

The objective of this research project was to enhance the effectiveness of 14nm SOI FinFETs by examining the effects of channel material choice and temperature. Expanding upon the reference paper's illustration of the advantages attributed to high-K gate oxide materials in terms of enhanced channel control, our study investigated the effects of channel materials (GaN, GaAs, SiGe, Si, and Ge) on electrical properties. In contrast to other materials that were examined, GaN FinFETs demonstrate superior performance, according to the findings. GaN provides: Enhanced regulation of leakage current (I<sub>off</sub>) results in a reduction in off-state current and an increase in overall efficiency. Enhanced temperature regulation: The increased bandgap of GaAs mitigates the adverse consequences of elevated temperatures on carrier mobility and leakage current. Although GaN exhibits exceptional performance, it may possess a reduced drive current (I<sub>on</sub>) in comparison to certain materials such as SiGe. This compromise between leakage and drive current must be taken into account in accordance with particular application specifications.

Additionally, the analysis underscores the adverse effects that temperature has on the efficacy of SOI FinFETs. Temperature increases are typically accompanied by a reduction in on-current (I<sub>on</sub>), an increase in off-current (I<sub>off</sub>), a decrease in threshold voltage (V<sub>t</sub>), and an increase in subthreshold slope (SS).

## REFERENCES

- [1] R. R. Schaller. Moore's law: past, present and future. *IEEE spectrum*, 34(6):52–59, 1997.
- [2] Deekshit Dhiman and Vinod Kumar. Performance analysis and optimization of 10nm soi-finfet using high-k dielectric materials. In *2023 International Conference in Advances in Power, Signal, and Information Technology (APSIT)*, pages 1–4, 2023.
- [3] Rushikesh Deshmukh, Apurva Khanzode, Sandeep Kakde, and Nikit Shah. Comparing finfets: Soi vs bulk: Process variability, process cost, and device performance. In *2015 International Conference on Computer, Communication and Control (IC4)*, pages 1–4, 2015.
- [4] Vaidy Subramanian, Bertrand Parvais, Jonathan Borremans, Abdelkarim Mercha, Dimitri Linten, Piet Wambacq, Josine Loo, Morin Dehan, Cedric Gustin, Nadine Collaert, Stefan Kubicek, Robert Lander, Jacob Hooker, Florence Cubaynes, Stephane Donnay, Malgorzata Jurczak, Guido Groeseneken, Willy Sansen, and Stefaan Decoutere. Planar bulk mosfets versus finfets: An analog/rf perspective. *IEEE Transactions on Electron Devices*, 53(12):3071–3079, 2006.
- [5] Emdadul Huq Minhaj, Shahara Rahman Esha, Md. Mohsinur Rahman Adnan, and Tuhin Dey. Impact of channel length reduction and doping variation on multigate finfets. In *2018 International Conference on Advancement in Electrical and Electronic Engineering (ICAEEE)*, pages 1–4, 2018.
- [6] Author(s) of the report. Title of the irds report, 2017.
- [7] I. SILVACO. *ATLAS User's Manual*. Santa Clara, CA, 2011.
- [8] M. F. M. Rasol, F. K. A. Hamid, Zaharah Johari, Rashidah Arsat, and M.F.M. Yusoff. Performance analysis of silicon and iii-v channel material for junctionless-gate-all-around field effect transistor. In *2020 IEEE Student Conference on Research and Development (SCORED)*, pages 1–5, 2020.
- [9] Gurburneet Kaur, Sandeep Singh Gill, and Munish Rattan. Design and performance analysis of 20nm 5-fin soi finfet for different channel materials. In *2017 International Conference on Computing, Communication and Automation (ICCCA)*, pages 1569–1572, 2017.
- [10] Azzedin Es-Sakhi and Masud H Chowdhury. Analytical model to estimate the subthreshold swing of soi finfet. In *2013 IEEE 20th International Conference on Electronics, Circuits, and Systems (ICECS)*, pages 52–55, 2013.
- [11] Ajay Kumar, Shrey Kumar Tripathi, Neha Gupta, Pranav Mani Tripathi, and Rishu Chaujar. Gan silicon-on-insulator (soi) n-channel finfet for high-performance low power applications. In *2019 IEEE 14th Nanotechnology Materials and Devices Conference (NMDC)*, pages 1–4, 2019.
- [12] Mark van Dal, Georgios Vellianitis, Ray Duffy, Gerben Doornbos, Bartek Pawlak, Blandine Duriez, Lhi-Shue Lai, Andriy Hikavyy, Tom Vandeweyer, Marc Demand, Efrain Altamirano-Sanchez, R. Rooyackers, Liesbeth Witters, Nadine Collaert, M. Jurczak, Monja Kaiser, Robbert Weemaes, and Rob Lander. Material aspects and challenges for soi finfet integration. *ECS Transactions*, 13, 10 2008.